The authors have constructed a wavelet processing board that implements a 14-level wavelet transform. The board uses a high-speed analog-to-digital (AID) converter, a hardware queue, and five fixed-point digital signal processing (DSP) chips in a parallel pipeline architecture. All five processors are independently programmable.
____ time time
OLD -low clock rate NEW -high clock rate -high logic level -low logic level The magnetic spectral receiver is intended for automatic, unattended, long-term (several weeks or months) recording of EMIIRFI levels at industrial plant sites. It is unattended in the sense that no human operator is required while the receiver is making its observations. The receiver is housed in an unadorned gray box with no external displays and no external controls except a key lock "off/on" switch whose key can be removed in either setting. The receiver is shown in Fig. 2 . The video monitor and keyboard are used only when the receiver is being set up or shut down.
The output of the receiver is a two-dimensional matrixed histogram. One dimension consists ofoctave-wide bins of frequency.
The other dimension consists of octave-wide bins of peak field strength. The entries in the histogram matrix are the running totals ofthe number ofinstances for which the ambient EMIIRFI level falls within the intersection of a strength bin and a frequency bin. The receiver does a wavelet analysis of the entire 14-octave spectrum about every half-second. The histograms and their time tags are stored to disk every 6 hours. Thus the counts for any observation period can be determined by subtracting the running total counts through the previous period from the running total counts through the period of interest.
THE DYADIC TREE STRUCTURE
The heart of the receiver is a system of 26 finite impulse response (FIR) filters in a dyadic tree, as shown in Fig. 3 . The tree has a single input, a band-limited broadband signal spanning the range of305 Hz to 5 MHz. The tree has a set of 14 outputs. Assuming that each filter is a half-band filter, each output can be interpreted at an octave-wide band extracted from the original input.7
It is reasonable to ask, "Why bother with a dyadic tree?" If the idea is to split the 14-octave-wide signal into its 14 constituent octaves, why not simply feed the signal into a parallel bank of 14 different bandpass filters? There are two answers. First, the dyadic SPIE Vol. 2491 /1015 Fig. 2 . Photo of magnetic spectral receiver. tree provides the same level of performance as a parallel filter bank, but with significantly fewer multiplications. Second, the filters in the dyadic tree are much easier to implement than a conventional bandpass filter.
A FIR filter, H(z), followed by a decimate by n operation, followed by another FIR filter, Hi(), can be replaced by an "equivalent circuit" consisting ofa FIR filter, H()Hi('), followed by a decimate by n operation.8 Ifthe high-pass and low-pass filters are each L coefficients long and ifn is 2, the operation through both requires 2L multiplications. However, the "equivalent circuit" requires 3L -2 multiplications.
Thus, if a low pass followed by a decimate followed by a high pass is replaced by a bandpass filter followed by a decimate and if the two circuits have exactly the same transfer function, the bandpass filter is more costly to implement. For example, assume that the low-pass and high-pass filters each have 16 coefficients. The "equivalent circuit" bandpass filter, to generate the second output from the bottom, has 46 coefficients.
The same principle can be applied twice at the next higher level, and the "equivalent circuit" would require 106 coefficients. The "equivalent circuit" at the lowest frequencies would require tens ofthousands ofcoefficients. Using 16 coefficients for every filter, the dyadic tree in Fig. 3 can be implemented with 416 multiplications. An equivalent parallel filter bank would require over a quarter of a million multiplications.
The second reason that the dyadic tree is superior to a parallel filter bank is that it can be implemented on hardware that operates over a lower dynamic range. In this context the dynamic range is defined by the ratio of the largest coefficient to the smallest coefficient for a given filter. In the filters of the dyadic tree, all the transitions occur near half the Nyquist frequency, and the filters require a relatively low dynamic range. The practical consequence is that the filters can be implemented on 16-bit fixed-point hardware, and the resulting quantizing error is tolerable.
On the other hand, a filter whose transitions occur many octaves from the Nyquist frequency requires a large dynamic range.
The filter coefficients must be expressed with extreme precision. Consequently, the implementing hardware must be able to represent this extreme precision. It needs many more than 16 bits to operate successfully.
Thus, from an engineering standpoint, for multioctave analysis, the dyadic tree is clearly superior to a parallel filter bank. It requires far fewer multiplications, and each of those multiplications can be performed at relatively low precision. The other overpowering advantage of the dyadic tree is that it can be easily adapted to other operations. Consider the subband coder scheme shown in Fig. 4 •9 Ho is a half-band low-pass filter and is followed by a decimate by 2 operation. H1 is a half-band high-pass filter and is followed by a decimate by 2 operation. Together, these four operations constitute the analysis stage. The output consists of the upper octave in the high-pass channel and everything else in the other channel. Although there are two channels, neither carries redundant information.
The other four operations constitute the synthesis stage. The interpolators insert a zero between each of the data points, and the interpolating filters G and G1 produce the missing values. By summing the two outputs, an estimate of the input signal is produced. If the filters meet the paraunitary constraint, then the subband coder is said to have the attribute of perfect reconstruction (PR). In practical terms, a PR filter bank produces an output that is a scaled and delayed version of the input, with the wave shape perfectly preserved.
filters.
A consequence of the paraunitary constraint is to impose the following relationship on the impulse responses of the four
In these formulas, N is the length of the filter and n is the position from 0 to N -1 . These are Eq. (3.141) from Akansu and Haddad.10
If a filter bank is paraunitary PR and ifHo(-1) = 0, where H0 is the Z-transform of ho, then the analysis bank constitutes a two-level wavelet trrm1 That is, the list of numbers emerging from the high-pass output of the analysis bank is the list ofdetails or alist ofthe weights which, when multiplied by the translates ofthe basis wavelet at its finest scale, gives the projection of the original signal onto that wavelet scale.
The list of numbers emerging from the low-pass output is the list of approximations. The approximations can be processed by an identical analysis bank whose high-pass output becomes the next finest set of details and whose low-pass output becomes the next coarsest approximation. The process can be repeated as many times as needed. Thus the dyadic tree is a generalization of the analysis bank, producing wavelet coefficients at as many scales as necessary.
The synthesis bank of the two-band PR subband coder acts as an inverse wavelet transformer. That is, assuming Ho(-1) = 0, it takes the two lists of wavelet coefficients generated by the analysis bank and reconstructs the original signal. Again, the synthesis bank can be generalized to as many levels as needed. Thus, assuming a wavelet filter design, such as the Daubechies extremal phase wavelet,12 the 14 outputs of the filter bank can be interpreted as the lists of wavelet coefficients. Each level represents a different scale of the basis wavelet. Within each scale, each coefficient represents the contribution to the overall signal of the basis wavelet at that particular offset in time and that particular scale.
The dyadic tree as implemented in the magnetic spectral receiver is a near real-time wavelet transformer. Depending on how the wavelet coefficients are processed, the device can be used as the heart ofany kind ofsystem that requires wavelet analysis. For example, wavelet spaces are often very good pattern recognition feature spaces,13 and this kind of system can be adapted as a pattern recognition engine.
QUEUE AND FILTER LENGTH
Having settled on a receiver operating paradigm in which an A/D converter quickly fills a hardware queue and a dyadic tree of 26 filters empties the queue a little less quickly, two more questions arise. How long should the queue be? How long should the filters be? It turns out that the lengths depend on each other.
The dominant consideration is the problem of end effects. In practice, a decimating filter of length N operates as follows. The filtering process holds a queue vector of N input data and another vector with the N filter coefficients. The inner product of the two vectors is computed and becomes the next output datum. The two data at the tail of the queue are discarded, and the next two input data are pushed to the head of the queue. Then the process repeats.
There is a problem about how the process starts and ends. The crudest and riskiest method is to use zero padding. Assume that when the first two data are pushed to the input data queue vector, all other elements are zero. Likewise, at the end of the process, when there are no more input data, push zeros to the head of the queue to carry on the next step. The problem isthat the resulting wavelet transform is the transform of the input data and its zero pads. Assuming that the data at either end of the input list are far from zero, this can lead to extremely large values being reported in the details when they are not really part of the details. Other end padding tricks include extending the last datum at each end of the list or assuming that the end pads are mirror images of the N data at each end of the list. All these methods make an assumption about the data that may or may notbe true and can produce to misleading results. We adopted another strategy in designing the magnetic spectral receiver. Instead of assuming what data the end pads might contain, simply let the input data queue vector fill up before taking the first inner product. When the last two input data are pushed to the head of the queue, compute the inner product with the full queue and then stop. The cost of this strategy is that someof the wavelet information implicit in the input data is discarded. In this application, based on our previous experience, we considered the strategy to be less risky than making assumptions about the end pads.
Given this assumption, the relationship between the filter length and the minimum allowable queue length is as follows. The very last filters in the dyadic tree must output two data points each. The last point requires L input data, where L is the length ofthe filter. N additional output data points require 2N additional input points. Any given filter must supply the number of points needed by its successor. For a dyadic tree of any length, the minimum number of data points that must be fed into the input is given by the following recursive relationship:
In this relationship, is the number of data points required at the input of a dyadic tree consisting of pos filter pairs. L is the filter length. N0 is the number of data points required out of the last filter in the tree.
In this design, pos is 13 (see Fig. 3 ). N0 is 2. Assuming that L is 16, the resulting queue length is 131,058 data points. A queue made up of four 8-bit 32-K memory chips has a capacity of 131,072. Because of addressing problems, it was difficult to implement a longer queue with the hardware that was available to us. Thus, we settled on a 128-K hardware queue. In general, the more coefficients, the better the filter; but this hardware constraint imposes a strict upper limit of 16 for the filter length and uses virtually all the physical capacity of the queue.
For prototyping purposes, we did not want to use a design that required virtually all the physical capacity of the queue. To give some margin, we decided to use 8 coefficient filters for the last two filter pairs in the tree. With pos =2, L = 8, and N0 = 2 and using Eq. (2), the number of data points that must be fed into the next-to-last filter pair is 26. The other 1 1 filter pairs use 16 coefficient filters and must produce 26 output data points. With pos = 1 1 , L = 16, and N0 = 26, the minimum number of input data points, is 81,906.
For the prototype, the design was slightly conservative. We used 1 1 pairs of 16 coefficient filters, 2 pairs of 8 coefficient filters, and a hardware queue with a capacity of 1 31,072. In a future modification, we intend to improve the performance at the lowest frequency octaves by using 16 coefficient filters for all pairs and using the full capacity of the queue. There are many possible FIR filter designs. However, two ofparticular interest arise from PR filter bank theory. One is the Daubechies filter, which both meets the PR constraint and constitutes a wavelet.14 The other is the cascaded lattice design,15 which meets the PR constraint but does not constitute a wavelet.
Even if the FIR filter designer were not interested in the special attributes of wavelets (simultaneous time-frequency localization, etc.), the Daubechies filter would still be of interest. It is the theoretical maximally flat FIR digital filter,16 just as the Butterworth design is the theoretical maximally flat analog filter.17 Where L is filter length, the Daubechies filter can be implemented with L12 multiplications,18 whereas other FIR filters, including most wavelet types, require L multiplications.
In addition, the Daubechies filter is not especially difficult to design. Akansu and Haddad note that the Daubechies filter is a weighted sum of binomial filters and provide straightforward equations for computing filter coefficients. They offer a recursive method for obtaining the binomial filter coefficients in Eqs. (2.132) and (2.138).1819 Equations (4.3) and (4.8) provide a system ofL/2 quadratic equations in terms ofthe binomial coefficients and the L/2 unknown weights. These can be solved for the weights, which can be fed into Eq. (4.1) to obtain the filter coefficients.
The whole process can be implemented in about 12 lines ofMathematica code. 20 The computed results agree exactly with Table 6 . 1 in Daubechies.12 It is fair to note that for more than eight weights, the system of quadratic equations has hundreds or thousands of possible solutions, and the process of finding the minimal phase solution becomes unwieldy. The relevant Daubechies filters are listed in Table 1 as ep4 (4 weights, 8 coefficients) and ep8 (8 weights, 16 coefficients). For each entry, ho(0) is at the top of the list. The entries in Table 1 are normalized such that their sum is 1 instead of 21'2, in Daubechies.
The cascaded lattice is another design of particular interest to the receiver designer. In this design, the analysis stage of the PR filter bank, with filter length L, is represented as a cascade of L/2 lattices. One numerical weight completely characterizes each lattice. By specifying a desired cutoff frequency and constraining the system to minimize the energy at frequencies beyond cutoff, Vaidyanathan and Hoang have listed weights for various filter specifications in Table II This process is easily implemented in Mathematica. Coefficients for the cascaded lattice filters of interest in the design of the magnetic spectral receiver were computed from the published weights by using a simple Mathematica application. They are listed in Table 1 . The designations 8a, 16b, 16c, and 16f correspond to table identifiers from Vaidyanathan and Hoang.15 The cascaded lattice filter has several interesting attributes. It remains PR under coefficient quantization. This is very important when trying to implement a filter on fixed-point hardware. Compared to other filter designs with the same cutoff frequency, it has superior out-of-band rejection. This is very desirable in a receiver design if strong out-of-band signals are present. Remarkably, the cascaded lattice filter does not constitute a wavelet. Orthonormal wavelets with compact support must meet two conditions. The generating filter bank must be PR, and the low-pass filter transfer function must have a zero at z = -1 (w = it1 The magnitude of the stop-band ripple of the cascaded lattice filter has a nonzero local maximum at o =it. While this is an excellent filter for receiver applications, it may not be a good choice for pattern recognizers or other devices whose operating principle depends on the properties of the wavelet transform.
Comparative characteristics of the Daubechies and cascaded lattice filters are shown in Figs. 5 and 6. The Daubechies filter does not cut off as sharply as any of the cascaded lattice designs of the same length, but it does not have ripple in either the stopband or the passband. All the cascaded lattice designs have passband ripple, but it is so small as to be unresolvable on a full-scale plot. All the cascaded lattice designs have stopband ripple whose severity increases as the cutoff becomes sharper. The peaks of the stopband ripples of the 16c and 16f designs are on the order of 30 dB down and are very objectionable for receiver design. The 1 6b design appears to offer the best of both worlds. It has a significantly sharper cutoff than the Daubechies filter, but the stopband ripple is below 50 dB down, quite acceptable for a receiver with 36-dB dynamic range.
It is important to realize that Figs. 5 and 6 do not tell the whole story. The graphs in Figs. 5 and 6 were computedwith extremely high floating point precision and do not reflect quantizing effects. A more practical comparison of the different filter designs in their intended application is shown in Fig. 7 . In Fig. 7 , the filter consists ofthe first low-pass decimated filter followed by the second high-pass decimated filter in the dyadic tree of Fig. 3 . The horizontal axis is frequency in hertz. The vertical axis is insertion loss in decibels. The floating point calculations are done at the same level ofprecision as those for Figs. 5and 6. For the quantized calculations, filter coefficients are quantized to 216 discrete levels, and the input signal is quantized at 28 discrete levels.
The quantizing effects are significant. The quantized Daubechies filters retain their smooth performance until they reach about 65 dB of stopband rejection. In the regions where the floating point Daubechies filters produce extremely small signals, the quantized version produces noise. The noise may or may not be acceptable, depending on the intended application. The quantized 16c and 16f filters have such big ripples that the quantizing noise is not especially significant. The quantized 16b design produces about the same amount of noise in the 65-dB rejection region as the Daubechies filter, but it has a sharper cutoff and its stopband rejection is generally below 50dB.
The magnetic spectral receiver was originally developed using the Daubechies filters. The out-of-band signal rejection was acceptable, and the receiver was deployed to meet a tight schedule. Following deployment, we conducted the investigation that led to the data plotted in Fig. 7 . These data suggest that by using the 16b filter design, we should see a small overall improvement in the receiver's performance. At some future date, when we have the receiver out of service for maintenance, we will modify the DSP filter programs to use the 16b design.
IMPLEMENTATION
The multiresolution filter is configured as a receiver to observe low-frequency magnetic fields. Frequency coverage is from 305 Hzto 5MHz. The conceptual diagram is shown in Fig. 8 , and a photograph ofthe processing electronics is shown in Fig. 9 . The receiver captures the peak magnetic field strength in each of the 14 octaves during each sampling cycle.
The magnetic spectral receiver repeatedly cycles through the 14 octaves about every half-second. The queue captures 128-K samples at a sampling rate of 10 million samples per second, thus filling up in 13,107 is. At a processing duty cycle of about 3%, it takes the five DSP chips a little more than 30 times as long to extract the information from the data in the queueas it does to collect it. Thus, the whole process will take about 30 times 13,107 is, or 393,000 jis. At the conclusion ofthe processing, the histogram is updated, and the cycle repeats. Any signal that occurs while the queue is filling will be captured. Since the queue fills for only 13,107 is out of each half-second cycle, only signals lasting more than a half-second are certain to be captured.
The magnetic spectral receiver uses a minimal hardware configuration, consisting of an antenna, a preprocessing filter, broadband amplifier, A/D converter, hardware queue, multirate filter bank, and controller. Because of the extreme bandwidth (14 octaves), the desire to minimize hardware complexity, and the desire to maximize the amount oftime each octave is observed, signal analysis is done digitally.
The analog part of the system operates as follows. The receiver uses a passive ioop antenna as a broadband magnetic field probe. The antenna produces a current proportional to the incident magnetic field in the band of 20 Hz to 5MHz. The current is forced through a 5O-l load, producing a voltage proportional to the current. The voltage across the 5O-load is typically in the range of 20 mV peak to peak.
Between the antenna and the 5O-load is a set of passive filters. A 7-element analog (inductive-capacitive) Butterworth high-pass filter is used to suppress the power frequency, its third harmonic, and any other undesired signals below 305Hz. An analog low-pass filter is used to prevent aliasing of signals above 5 MHz.
A system of video operational amplifiers provides signal conditioning. The antenna delivers a signal to the load that swings between -10 mY and +10 mY. A two-stage amplifier with a gain of2O dB per stage increases voltage swing to the range of±1 V. A unity gain stable differential amplifier changes the voltage swing to the range ofO to -2 V. This is the level needed at the input of the A/D converter.
Eight-bit A/D conversion is done with a self-contained (A/D) chip. While this imposes an upper limit of about 36 dB on the useful dynamic range, it is sufficient for this application. A sampling rate of 10 million samples per second provides the Nyquist limit at the highest input frequency of 5 MHz. The processing is done on a sample-and-hold basis. At the start of the operational cycle, the queue controller enables the A/D converter, selects the queue addresses, and allows the queue to fill. When the queue is full, the queue controller disables the A/D converter and sends a "queue is full" signal to DSPO.
The five DSP chips are used in a parallel pipeline structure to implement the dyadic tree filter bank. Figure 3 indicates which filter elements are implemented on each chip. DSPO first obtains 16 data points from the queue. From then forward, it does the high-and low-pass filter multiplications, sends the resulting high-pass value to the peak detector, sends the low-pass value to 1024 the next filter pair, discards the oldest two signal data points, and pops the next two values from the queue. It repeats the process until the queue is empty. Finally, it sends the upper octave peak value down the pipeline.
Since the dyadic tree both filters and decimates, each succeeding high-pass, low-pass pair gets half as many data as the one before. Nevertheless, all DSP chips operate at the same clock rate of 40 MHz. Thus, each chip down the pipeline is able to implement twice as many filters as the one before. In the original design, we intended to implement a single low-pass filter on DSPO and a single high-pass filter on DSP1 and to have DSPO pass on the first-level approximation data to DSP2 via the parallel databus. DSP2 would implement both filters for the next stage ofthe tree, and the succeeding chips would each implement twice as many filters as the one before.
Unfortunately, we ran into an unexpected contention problem when the parallel bus control lines for DSPO, DSP1 ,and DSP2 were tied together. Although this can be overcome in a future modification of the receiver, we were facing a tight deadline for deployment. Thus, we decided to take a 50% reduction in overall throughput and settle for a 3% duty cycle rather than the hoped-for 6% duty cycle, remove DSP1 from the circuit, and implement both a high-pass and a low-pass filter on DSPO.
The other DSP chips implement the rest of the dyadic tree. DSP2 obtains the peak value for the next highest octave, strips out the bottom 12 octaves (the next approximation), and feeds the resulting signal to DSP3 via a serial bus. DSP3 obtains the peak value for the two next highest octaves, strips out the bottom 10 octaves, and feeds the filtered signal to DSP4 via a parallel bus. DSP4 obtains the peak value for the four next highest octaves, strips out the bottom six octaves, and feeds the filtered signal to DSP5 via a serial bus. DSP5 obtains the peak value for the last six octaves and feeds all the peak readings to the controllervia a parallel bus.
Several practical issues are involved in the design of the digital processing circuit. For DSP2 through DSP5, alternating serial and parallel communication links preclude the problem of contention for commmunications resources. The board was designed to operate at a clock rate of 80 MHz. In the prototype, the 80-MHz clock chip would not produce enough power to feed five DSP chips and the frequency divider for the A/D converter. The system worked without difficulty at 40 MHz. In a future modification, an 80-MHz clock and amplifier will be used. Doubling the clock rate would double the throughput of the system. There are no read-only memory chips fast enough to use with the DSP chips. Consequently, the programs for each DSP chip are stored on battery-backed static random access memory chips.
THEORY VERSUS EXPERIMENT
To report actual-versus-predicted performance for all 14 octaves would become rather tedious. Since all the octaves perform fairly much the same, it is sufficient to look at a typical octave. In the following data, the fourth octave counting from the highest frequency is considered. What is actually being observed is the output from the fourth high-pass filter in the dyadic tree. The passband is 3 12,500-625,000 Hz.
The experimental data were obtained by feeding a signal of known voltage and frequency into the receiver input and observing the output voltage for the fourth octave. The input signal was set such that a voltage of 0.5 V peak to peak appears at the A/D converter input. Actually, this is translated such that -1 0.25 V appears on the A/D converter input pin. The AID converter encodes the peak value as 32. The input frequency is swept from 156,250 Hz to 850,494 Hz in increments of 1/9 octave. The (dB) listing in Table 2 is based on the ratio of the observed output value and the known input value of 32. The Daubechies prediction is based on a quantized version of the Daubechies coefficients. The input sinusoid is given a peak value of 32 and quantized at 28 discrete levels. The Daubechies coefficients for 16 coefficient low-pass and high-pass filters are quantized at 216 discrete levels. The sinusoid is run through the low-pass filter, followed by the high-pass filter. The data list emerging from the high-pass filter is fitted to a function of the form ACos(2icfx) + BSin(2itfx), and the peak value is obtained. Table 2 shows these data as decibels of magnitude compared to 32.
We note that there is relatively close agreement between observed performance and the Daubechies prediction. There are some small variations in the neighborhood of 200 kHz which can be attributed to quantizing uncertainty and slight nonlinearity in the A/D converter.
The cascade prediction is based on a quantized version of the cascade coefficients for the 16b design. The input sinusoid is given a peak value of 32 and quantized at 28 discrete levels. The cascade coefficients for 16b low-pass and high-pass filters are quantized at 216 discrete levels. The sinusoid is run through the low-pass filter, followed by the high-pass filter. The data list emerging from the high-pass filter is fitted to a function of the form ACos(2icfx) + BSin(2itfx), and the peak value is obtained. Table 2 shows these data as decibels of magnitude compared to 32.
The cascade prediction is a prediction of how the receiver should operate using the cascade filter coefficients instead of the Daubechies coefficients. Inside the passband, the two filters are nearly identical. Outside the passband, the cascade filter shows superior rejection. 
CONCLUSIONS
The major conclusion is that the receiver works and is performing its intended function. It has produced 4 months of data at two nuclear plant sites. It will be deployed at three other sites over the next 6 months. These data, along with the data fromthe electric spectral receiver, will make up the bulk of the data for our survey of nuclear power plant EMIIRFI ambient levels.
I&C engineers in other industries are also concerned with EMJ/RFI effects. After the nuclear site surveys are finished, we expect to do similar surveys for other industries. Both semiconductor manufacturers and textile loom operators have expressed an interest.
The receiver as currently implemented is a first prototype. There are several obvious modifications that would improve its performance. An 80-MHz clock with sufficient output power would double the throughput of the dyadic tree. Overcoming the bus contention problem, enabling the implementation of one filter each on DSPO and DSP1 ,would also double the throughput. In addition, changing from Daubechies coefficients to cascade coefficients would slightly improve the out-of-band signal rejection of each filter.
The receiver design exploits wavelet theory in two respects. The dyadic tree structure (or fast wavelet transformer) is a highly efficient structure for implementing a multiband filter bank. It requires significantly fewer multiplications than other structures. In addition, the PR filter bank (necessary, but not sufficient for implementing a fast wavelet) leads to the cascaded lattice and Daubechies filter designs. For a given filter length, the cascaded lattice provides optimal rejection ofundesired signals and is highly desirable for some receiver applications, including this one. The Daubechies filter is the maximally flat FIR filter and implements an orthonormal compactly supported wavelet.
In its present configuration, the receiver implements a slightly noisy 14-level Daubechies wavelet transform. With a suitable change of transducer and modifications to the DSP programs, it could be used for many applications. In particular, it could be used as a real-time pattern recognition device.
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